Abstract
Introduction
The theoretical study of computer architecture and organization usually give the students an incomplete and sometime erroneous view of how a computer system works. Computer organization bibliography (for instance, [1, 2, 3] ) usually emphasizes the basic behavior of a computer system. The lack of practical experience can make the underlying complexity of the subsystems and their interaction not to be completely understood.
The main problems are related with the existence of several layers to be studied. The assembly language, instruction set microprogramming and digital logic levels are usually considered. The introduction of higher levels (programming languages, Operating Systems) makes the task even more difficult.
The inter-level interaction can make the students to loose the understanding of the system operation as a whole. In addition, the detailed behavior for each of the subsystems can be complex to analyze. The existence of hardware or software tools with educational purposes in this area is reduced, making difficult to make the concepts clear through practice.
In [4] a set of tools devoted to simulate the components of a computer were presented. These tools cannot be applied if several levels need to be integrated. Furthermore, detailed specification of the components cannot be achieved easily. To avoid these problems, the simulated computer was completely redesigned using a formal approach. The DEVS formalism [5] was used, due to the hierarchical and discrete events nature of the problem.
nicate with others. The input external events are received in input ports, and the model specification defines the behavior under such inputs. The internal events produce state changes, whose results are spread through the output ports.
DEVS coupled models are defined by:
X is the set of input events; Y is the set of output events; D is an index of components, and ∀i ∈ D, M i is a basic DEVS model; I i are the influencees of model i, and ∀ j ∈ I i Z ij : Y i → X j is the i to j translation function. Finally, select is the tie-break selector.
The tool GAD [6] implements the theoretical concepts of the DEVS formalism. This tool was used as a basis to develop the simulated computer, allowing to experiment with the formal approach defined by the DEVS formalism. The results obtained will be shown in the following sections.
CPU architecture description
The model's architecture is mainly based in the specification of the Integer Unit of the SPARC processor (Sun Microsystems). The actual design of this processor was used, but the instruction set and the memory management were simplified due to educational purposes. The Figure 9 in the Appendix presents a sketch of the processor's organization.
The design of the memory is flat (neither segmentation nor pagination are included) and multiprogramming is not supported. The implementation includes two registers: Base and Size, which defines the memory space of the program.
The processor is provided with 520 integer registers, divided in three classes. Eight of them are global, and the remaining 512 are divided in windows of 24 registers each. These include input, output and local registers for each procedure. When a procedure starts, 16 registers are reserved (8 local and 8 for output), and the 8 output records of the calling procedure are used as inputs.
A specialized 5-bit register, called CWP (Circular Window Pointer), marks the active window into the register ring. Each time that a new procedure is started, CWP is decremented. The 32-bit WIM register (Window Invalid Mask, one bit per window) avoids the superposition with a window in use by another procedure. When CWP is decremented, the hardware verifies if WIM is on for the new window. In that case, an interrupt is raised. The interrupt service routine saves the content of the window, which will be overwritten. Usually, WIM only has one bit in 1, marking the oldest window. When that window is reached, the WIM rotates one unit.
Besides the general use registers, the following registers can be used:
• Y: used by the product and division operations.
• TBR (Trap Base Register): it points the memory address where the trap routine starts.
• BASE and SIZE: BASE points to the lower address that the program can access, and SIZE stores the program size.
• PSR (Processor Status Register): stores the present program status.
The processor uses two program counters: PC (containing the address of the next instruction), and nPC (Next Program Counter, storing the address for the following PC). Each instruction cycle finishes by copying the nPC to the PC, and adding 4 to the nPC. If the instruction is a branch, nPC is assigned to PC, and nPC is updated with the jump address.
Architecture implementation
The basic components were defined as DEVS models, which have been coupled into complex ones. Two implementations have been defined at present. The first reproduced the basic behavior of each component, coded as transition functions. Then, the digital logic level was implemented. The basic building blocks were developed as atomic models, coupling them using digital logic concepts.
Inc/Dec
This component is used to update the CWP. It increments or decrements a 5-bit value received through the lines OP0-OP4. Then, the output is transmitted through RES0-RES4 (OP0 and RES0 are the MSB). This atomic model is defined by:
The following figure shows the implementation of the transition functions using the tool. The external transition function (δ ext ) receives five operands as inputs, together with a function code. According to this code, the parameter is incremented or decremented. After, the model keeps the present value during a preparation time. The output function (λ) is activated to see if the circuit has changed its state. In that case, it transmits its present value. Then, the internal transition function (δ int ) passivates the model. The D function is managed by the hold_in and passivate macros used in the model.
2. RegGlob
This model defines the behavior of the global registers. It keeps the contents of the 8 global registers, allowing the read/write operations on them. The external transition function is in charge to receive a pulse through the input values. If the input signal goes to one of the selectors, the number of the chosen register is computed. The next internal event is scheduled with a predefined delay. If an external event arrives before the end of the delay, it is restarted.
The internal transition function sees if the internal value reset is activated. In that case, it clears the contents of every register. If the cen variable is active and the register in the selector C is not zero, the value of the register is updated with the input values. After, the model passivates. The output function just sends the contents specified by the selectors A and B through the AOUT and BOUT ports.
The digital logic level
The abstraction level of several models was detailed with educational purposes. In this way, the digital logic level of the integrating circuits can be analyzed. These models were built using atomic models representing the basic logical gates (AND, OR, NOT, XOR). After, they were integrated in complex models by coupling them. Two of the implemented models will be explained following. The model is composed of several one-bit comparators, defined as atomic models. N-bits comparators are generated by coupling N one-bit comparators. The following figure shows the basic components of this building block: I NOT_n_1 = { AND_n_1 }; I XOR_n = {NOT_n_2 }; I NOT_n_2 = { Self }; I AND_n_2 = { Self }; I AND_n_1 = { AND_n_2 }; I self = { Self, NOT_n_1, AND_n_1, XOR_n}; select = D; and Z ij is built using I, as described earlier.
CMP model
The definition of this coupled model using the tool is presented in the following figure: [ 
Chip Selector
The Chip Selector (CS) circuit is devoted to determine if an address is between two others. The model receives a 32-bit address and an Address Strobe (AS), and it returns the Chip Selector value, computed as: CS = AS ∧ A ∈ Range. The range is a set of addresses that act as a maximum and minimum addresses for the chip selector. The AS is devoted to activate the circuit. A sketch of the circuit is found in the Appendix. A MASK specialized model was defined. The function of this model is to provide two 32-bit sets containing the boundaries of the set to be compared. The two input addresses (CMP A, CMP B) are compared with these boundaries (MAX Mask, MIN Mask). These models are comparators as those defined in the previous section.
The result obtained is transmitted through the ports LW and EQ for each of the comparators. Both outputs are ORed for the first register (as we are interested to see if CMP A ≤ MAX). After, the LW output of the second register is inverted (as we are interested to see if CMP B ≥ MIN). If the circuit is enabled, the result obtained is transmitted.
Simulation results
The present section is devoted to show some of the results obtained when the models previously presented are simulated. In the first case, we show the results obtained simulating the INC/DEC model. INPUT OUTPUT 00:00:00:00 OP0 1 00:00:05:00 OP1 0 00:00:10:00 OP2 1 00:00:15:00 OP3 0 00:00:20:00 OP4 0 00:00:25:00 FCOD 1 00:00:05:000 res0 1 00:00:05:000 res1 0 00:00:05:000 res2 0 00:00:05:000 res3 0 00:00:05:000 res4 0 00:00:15:000 res0 1 00:00:15:000 res1 0 00:00:15:000 res2 1 00:00:15:000 res3 0 00:00:15:000 res4 0 00:00:30:000 res0 1 00:00:30:000 res1 0 00:00:30:000 res2 1 00:00:30:000 res3 0 00:00:30:000 res4 1 This example shows how a value of 20 is incremented by the circuit. The first step consists in the giving an initial value. When the simulation is started, the components have initial value of zero. Therefore, the reception of the first event (OP0 = 1 at 00:00:00:00) will generate an output when the phase changes (00:00:05:00).
As the second input does not generate changes in the model, no output can be detected. In the simulated time 10, a new input is inserted through the port OP2. Then, this value is changed and the output generated. As the preparation time for the circuit is 5 time units, the outputs are produced at simulated time 15. The following 2 inputs are not registered. The last one changes the register by inserting the value through the FCOD port. Therefore, the register is incremented.
The second example shows the execution obtained of the RegGlob model under different inputs. At the instant 0, the C enable line is activated. The register 4 is selected (csel2=1), and the number FFFFFFFFh is used as input (cin0 = ... = cin31=1). After, in 00:00:01:00, the register 2 is selected (csel2=0 and csel1=1) , and the number 55555555h is input (cin0=cin2=cin4...=cin30=1, and cin1= cin3 = cin5 =... =cin30=1).
At 00:00:02:00, C Enable is deactivated. The register 4 is selected for A, and the register 2 is chosen for B. As a result, the values previously loaded are read (that is, FFFFFFFFh in A, and 55555555h in B). INPUT OUTPUT 00:00:00:00 cen 1 00:00:00:00 csel2 1 00:00:00:00 cin0 1 ... 00:00:00:00 cin31 1 00:00:01:00 csel2 0 00:00:01:00 csel1 1 00:00:01:00 cin1 0 00:00:01:00 cin3 0 00:00:01:00 cin5 0 ... 00:00:01:00 cin29 0 00:00:01:00 cin31 0 00:00:02:00 cen 0 00:00:02:00 asel2 1 00:00:02:00 bsel1 1 00:00:02:010 aout0 1 ... 00:00:02:010 aout31 1 00:00:02:010 bout0 1 00:00:02:010 bout2 1 00:00:02:010 bout4 1 ... 00:00:02:010 bout30 1 00:00:04:00 reset 1 00:00:05:00 asel2 1 00:00:05:00 asel1 0 00:00:05:010 aout0 0 00:00:05:010 aout2 0 ... 00:00:05:010 aout28 0 00:00:05:010 aout30 0 After, Reset is activated. When the circuit is activated to read the register 4 at 00:00:05:00, it returns the value 00000000h.
Conclusion
We have presented the use of a Discrete Event formalism and a simulation environment to build a set of tools to simulate a simple computer. The tools can be used in Computer Organization courses to analyze and understand the basic behavior of the different levels of a computer system. The interaction between levels can be studied, and experimental evaluation of the system can be done.
A basic instruction set was considered, based on the SPARC architecture, allowing to study the main features of this processor, analyzing features not existing in simpler processors. Several basic circuits were also implemented, allowing to build the computer by using them. At present, both levels are being connected by a Control Unit.
The use of this set of tools allowed the students to obtain a complete understanding of the computer organization. At present, the set of tools is being completed by including an input/output subsystem. In addition, an assembler and linker for the tool are being built.
These tools are public domain, and at present they can be obtained at the author's URL.
